A switched capacitor DAC, capable of producing a continuous time output signal, is presented. The multiphase conversion cycle allows cancellation of the input offset and low frequency noise of both op-amps used in the circuit. Electrical simulations, performed on a 12 bit prototype, designed by means of UMC 0.18 um MM/RF CMOS process, are shown. The main estimated performances are: 2.4 us conversion time, 0.42 mW power consumption at 1.8 V power supply, 0.49 mV rms output noise over a 400 kHz bandwidth
A continuous time switched capacitor DAC with offset and flicker noise cancellation
LONGHITANO, AURELIO NUNZIO;DEL CESTA, FRANCESCO;BRUSCHI, PAOLO;
2013-01-01
Abstract
A switched capacitor DAC, capable of producing a continuous time output signal, is presented. The multiphase conversion cycle allows cancellation of the input offset and low frequency noise of both op-amps used in the circuit. Electrical simulations, performed on a 12 bit prototype, designed by means of UMC 0.18 um MM/RF CMOS process, are shown. The main estimated performances are: 2.4 us conversion time, 0.42 mW power consumption at 1.8 V power supply, 0.49 mV rms output noise over a 400 kHz bandwidthFile in questo prodotto:
Non ci sono file associati a questo prodotto.
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
