

# Transistor concepts based on lateral heterostructures of metallic and semiconducting phases of MoS<sub>2</sub>

Damiano Marian,<sup>1</sup> Elias Dib,<sup>1</sup> Teresa Cusati,<sup>1</sup> Enrique G. Marin,<sup>1</sup> Alessandro Fortunelli,<sup>2</sup> Giuseppe Iannaccone,<sup>1,\*</sup> and Gianluca Fiori<sup>1</sup>

<sup>1</sup>*Dipartimento di Ingegneria dell'Informazione, Università di Pisa  
Via G. Caruso 16, 56122, Pisa, Italy*

<sup>2</sup>*CNR-ICCOM, Istituto di Chimica dei Composti Organometallici  
Via G. Moruzzi 1, 56124, Pisa, Italy*

In this paper we propose two transistor concepts based on lateral heterostructures of monolayer MoS<sub>2</sub>, composed of adjacent regions of 1T (metallic) and 2H (semiconducting) phases, inspired by recent research showing the possibility to obtain such heterostructures by electron beam irradiation. The first concept, the lateral heterostructure field-effect transistor, exhibits potential of better performance with respect to the foreseen evolution of CMOS technology, both for high performance and low power applications. Performance potential has been evaluated by means of detailed multi-scale materials and device simulations. The second concept, the planar barristor, also exhibits potential competitive performance with CMOS, and an improvement of orders of magnitude in terms of the main figures of merit with respect to the recently proposed vertical barristor.

## I. INTRODUCTION

Engineering new materials with tailored properties for electronic applications is the quintessential frontier of electronics. It was embodied in the “bandgap engineering” [1] or “band structure engineering” [2] paradigm of III-V materials systems in the eighties, and is embodied now in the “materials on demand” paradigm [3] of “van der Waals heterostructures” [4], where 2D materials of incommensurable lattice, including a broad set of atomic species, are stacked to create new 3D materials.

One can also have “lateral heterostructures” [5], as in the example by Levendorf et al. [6], where a planar heterostructure of graphene and hexagonal boron nitride has been fabricated by successive graphene growth, patterning, and boron nitride regrowth in the same 2D sheet, exploiting the almost ideal lattice match.

With lateral and vertical heterostructures of 2D materials the prospect emerges of combining materials with different electronic properties, such as semiconductors, insulators, and metals, in order to engineer materials for particular applications.

In this paper we focus on monolayer MoS<sub>2</sub>. The advantage of designing devices made of 2D materials relies on an excellent electrostatic control of the channel by the gate. MoS<sub>2</sub> has also a direct bandgap between 1.5 and 1.8 eV, which makes it favorable for digital applications against other 2D materials, such as graphene that does not present a gap. MoS<sub>2</sub> has already shown remarkable electronic and optoelectronic properties [7], including a higher mobility than ultrathin silicon and germanium, and the possibility to be used in flexible electronic circuits, that is currently out of reach for silicon technology [8].

Molybdenum disulphide has also been used in vertical heterostructure devices, such as atomically thin p-n heterojunctions [9] combining monolayer n-type MoS<sub>2</sub> and p-type WSe<sub>2</sub>, which shows a rectifying behavior. Also lateral heterostructures based on junctions of 1T and 2H phases have been proposed experimentally showing interesting and promising properties [10–12].

An intriguing property of MoS<sub>2</sub>, which is decisive for the realization of lateral heterostructures, is that by high-dose electron beam irradiation one can induce a phase transition from the semiconducting phase (2H) to the metallic phase (1T), in a size-controllable region [13]. This enables, in principle, top-down patterning of MoS<sub>2</sub> lateral 2H-1T heterostructures, whose in-plane charge transport properties critically depend on the quality of the lateral heterointerface.

The first demonstration of a Schottky diode, through the patterning of a lateral heterostructure with a metal region (1T-MoS<sub>2</sub>) and a semiconducting region (2H-MoS<sub>2</sub>), has already been reported [14]. Here, we exploit the possibility of fabricating lateral heterostructures in single-layer MoS<sub>2</sub> to explore two device concepts, evaluating by multiscale simulations its potential performances.

The first transistor concept is a lateral heterostructure field-effect transistor (LH-FET), shown in Fig. 1(a): It is a double-gate FET in which the channel consists of single-layer molybdenum disulfide. We have the semiconducting phase in the central region aligned with the gate, and the metallic phase in the source and drain extensions. The gate dielectric is silicon oxide with a thickness of 0.5 nm. It can be seen as an embodiment of the LH-FET proposed in 2011 for the graphene-boron-nitride heterostructure [15, 16].

The second transistor concept is a lateral gated Schottky diode (Fig. 1(b)), with a metallic source (1T-MoS<sub>2</sub>) and a semiconducting drain (2H-MoS<sub>2</sub>). We consider a double gate structure with a gate oxide thickness  $t_{\text{ox}}$

\* g.iannaccone@unipi.it




FIG. 1. a) MoS<sub>2</sub>-2H/MoS<sub>2</sub>-1T/MoS<sub>2</sub>-2H double gate FET. Source, drain, bottom gate, top gate and channel length ( $L_{\text{ch}} = 5.5$  nm) are indicated. The oxide is SiO<sub>2</sub>, with thickness  $t_{\text{ox}} = 0.5$  nm. In the inset, a longitudinal cross-section of the device is shown. b) Double gate MoS<sub>2</sub>-1T/MoS<sub>2</sub>-2H planar barristor. In the inset b1), a longitudinal cross-section of the double-gate device is shown, with  $t_{\text{ox}} = 0.5$  nm. In the inset b2) a longitudinal cross section of a single gate configuration, where  $t_{\text{oxB}}$  is the bottom oxide thickness.

(Fig. 1(b1)) and a single (top) gate configuration with a top oxide thickness  $t_{\text{ox}}$  and a bottom oxide thickness  $t_{\text{oxB}}$  (Fig. 1(b2)). The gate voltage modulates the height of the Schottky barrier and therefore the current. We call this transistor “planar barristor”, because the operating principle is similar to that of the vertical barristor proposed in 2012 [17].

## II. THEORY

In order to explore the viability and potential performance of such devices, we adopt a first-principle multi-scale modeling approach [18], articulated in three steps. We start from Density Functional Theory (DFT) simulations of the electronic properties of 1T-2H heterostructures, from which we obtain a Hamiltonian defined on a basis of plane waves. From this we then extract a Hamiltonian on a basis of Maximally Localized Wannier Functions (MLWF) basis set. Finally, the resulting Hamiltonian is used in the open source device simulator NanoTCAD ViDES [19], based on a Non-Equilibrium Green’s Functions formalism, to investigate the device performance for digital applications.

*Ab initio* calculations have been performed with Quantum Espresso [20], using a 8x12x1 Monkhorst-Pack grid, ultrasoft pseudopotentials and the PBE exchange correlation functional. A 60 Ry wave function cutoff, a 600 Ry charge density cutoff and a vacuum layer of 20 Å, to avoid interactions with periodic replicas, have been considered.

The band structure and the Hamiltonian in the MLWF basis have been computed with Wannier90 [21] using the same grid as in DFT calculations. The obtained tight-binding-like Hamiltonian has then been included in the open source device simulator NanoTCAD ViDES [19]. In particular, we have simplify the full 22-band electronic structure model of Fig. 2 into a 6-band model which provides the same results for energies close the Fermi energy, but with reduced computational requirements (see Appendix). Then we have included the 6-band tight-binding-like Hamiltonian into the ViDES framework to compute transport in far-from-equilibrium conditions. In order to connect the two different phases of MoS<sub>2</sub> along the transport direction, the off diagonal elements of the Hamiltonian has chosen to be equal to MoS<sub>2</sub>-2H elements (details of the method are reported in the Appendix). For all devices we have considered operation at temperature of 300 K and fully coherent quantum transport.

The complete multi-scale approach is thoroughly discussed in Bruzzone *et al.* [18] and in the Appendix.

## III. RESULTS AND DISCUSSION

The band structures of MoS<sub>2</sub>-2H and MoS<sub>2</sub>-1T are shown in Fig. 2a) and 2b), respectively, where dots correspond to DFT calculations, and dashed lines to results using the MLWF basis. As apparent from Fig. 2, MoS<sub>2</sub>-2H has a gap of 1.7 eV, whereas the 1T phase shows metallic behavior.




FIG. 2. Bands of a) MoS<sub>2</sub>-2H and b) MoS<sub>2</sub>-1T b) computed with DFT calculations (black dots) and with MLWF (red solid lines, 22 bands). Below each figure the schematic top and side views of the two different atomic-structured monolayer of MoS<sub>2</sub>-2H a) and MoS<sub>2</sub>-1T b) are shown.

The transfer characteristics ( $I_{\text{DS}}-V_{\text{G}}$ ) of the LH-FET are shown in Figs. 3a) in linear scale and 3b) in semilogarithmic scale for MoS<sub>2</sub>-2H channel/gate lengths rang-

ing from 2.75 nm to 9.9 nm. The applied drain-to-source voltage  $V_{DS}$  is 0.6 V and the oxide thickness  $t_{ox}$  is 0.5 nm. In the case of the shorter channel lengths (2.75 nm and 3.3 nm) intra-band tunneling dominates the current and imposes a lower limit on the off-state current.




FIG. 3. Transfer characteristics in a) linear and b) semi-logarithmic scale of the device in Fig. 1a), for different MoS<sub>2</sub>-2H channel lengths and for  $V_{DS} = 0.6$  V for an oxide thickness of  $t_{ox} = 0.5$  nm; and c) linear and d) semi-logarithmic for a MoS<sub>2</sub>-2H channel length of 5.5 nm,  $V_{DS} = 0.6$  V and for different oxide thicknesses. In the inset  $\tau$  and PDP, calculated for high performance process, are reported.

To assess device performance, we use as a benchmark the consensus on the evolution of CMOS technology represented by the 2015 edition of the International Technology Roadmap for Semiconductors (ITRS) [22]. The ITRS considers that CMOS processes are optimized either for High Performance (HP) or for Low Power (LP) applications, and therefore have different threshold voltages. To enable comparison with the ITRS, we consider two main bias conditions for the nMOSFET: the OFF state, corresponding to  $V_{GS} = V_{off}$  and  $V_{DS} = V_{DD}$ , where  $V_{DD}$  is the supply voltage; and the ON state, corresponding to  $V_{GS} = V_{off} + V_{DD}$  and  $V_{DS} = V_{DD}$ . In the case of HP process  $V_{off}$  is defined as the gate voltage for which the drain current in the OFF state is  $I_{off} = 100$  nA/ $\mu$ m. In case of LP process, in order to reduce the static power consumption,  $V_{off}$  is defined as the gate voltage for which the device current is  $I_{off} = 100$  pA/ $\mu$ m. Typically, the transfer characteristics is shifted by properly tuning the gate workfunction for each process in order to obtain  $V_{off} = 0$  V.

For all the channel lengths of the LH-FETs we consider the same supply voltage  $V_{DD} = 0.6$  V and the same oxide thickness  $t_{ox}$ . The main figures of merit for the two process optimizations are reported in Table I. The subthreshold swing (SS) is defined as the inverse slope of the  $I_{DS}$ - $V_{GS}$  curve in semi-logarithmic scale in the subthreshold regime. We also report the  $I_{on}/I_{off}$  ratio, where  $I_{on}$  is the current in the ON state. As aforementioned

the 2.75 nm and 3.3 nm FETs have a large intra-band tunneling current in the OFF state, so that  $I_{off}$  cannot be defined for the LP case for  $L_{ch} = 3.3$  nm while for  $L_{ch} = 2.75$  nm  $I_{off}$  cannot be defined for both LP and HP cases. We remark that, the bandgap calculated through DFT is underestimated, with a GW correction the band gap could increase to 2.1 eV, slightly reducing the intra-band tunneling effects observed in the shortest channels.

In Table I we also show the intrinsic delay time  $\tau$ , which is a measure of the switching speed (a rough estimation of the switching time of a CMOS inverter), defined as:

$$\tau = \frac{Q_{on} - Q_{off}}{I_{on}} \quad (1)$$

where  $Q_{on}$  and  $Q_{off}$  are the total charge in the channel in the ON and OFF states, respectively; as well as the power delay product (PDP), which is a measure of energy efficiency (roughly proportional to the energy required to switch a logic gate),

$$PDP = V_{DD} I_{on} \tau = V_{DD} (Q_{on} - Q_{off}). \quad (2)$$

Finally, we report the cut-off frequency computed for  $V_{DS} = V_{DD}$  as

$$f_T = \frac{1}{2\pi} \frac{\partial I_{DS} / \partial V_{GS}}{\partial Q_{tot} / \partial V_{GS}}, \quad (3)$$

which is a relevant quantity for high frequency analog applications.

From Table I we can immediately draw that the LH-FET exhibits an almost ideal SS = 68 - 72 mV/decade and  $I_{on}/I_{off} > 10^4$  for channel lengths  $\geq 5.5$  nm for the HP case, and  $> 10^6$  for the LP case. As expected, the HP case is optimized for low  $\tau$  (reaching 0.22 ps for the 5.5 nm channel length vs. 0.44 ps of the LP case) whereas the LP case is optimized for low PDP (reaching 0.12 fJ/ $\mu$ m for the 5.5 nm channel length vs. 0.16 fJ/ $\mu$ m for the HP case).

As the channel length is reduced, we have a monotonous decrease of  $\tau$  and PDP and an increase of  $f_T$ , meaning that both digital and analog performance is improving. However, for channel lengths of 3.3 nm we observe a significant increase of the intra-band tunneling leakage current, which reduces the  $I_{on}/I_{off}$  for the HP process and does not allow to reach the required  $I_{off}$  for the LP case.

For comparison purposes, we also consider the performance of the LH-FET for less aggressive gate dielectric thickness (in terms of equivalent silicon oxide thickness). In Figs. 3c) and 3d), we report the transfer characteristics for the LH-FET with channel length of 5.5 nm and for  $t_{ox} = 0.5, 1.0$  and 1.5 nm. The intrinsic delay time and the power delay product for HP case are reported in

TABLE I. Figures of merit for different channel lengths of the LH-FET and DG Planar Barristor for HP and LP

		High Performance					Low Power			
		SS (mV/dec)	$I_{on}/I_{off}$	$\tau$ (ps)	PDP (fJ/ $\mu\text{m}$ )	$f_T$ (THz)	SS (mV/dec)	$I_{on}/I_{off}$	$\tau$ (ps)	PDP (fJ/ $\mu\text{m}$ )
LH-FET ( $V_{DS} = 0.6$ V)	$L_{ch} = 3.3$ nm	102	$1.0 \times 10^4$	0.16	0.10	3	*	*	*	*
	$L_{ch} = 5.5$ nm	69	$1.18 \times 10^4$	0.22	0.16	2	72	$4.38 \times 10^6$	0.44	0.12
	$L_{ch} = 6.6$ nm	69	$1.20 \times 10^4$	0.25	0.18	1.5	70	$4.43 \times 10^6$	0.49	0.13
	$L_{ch} = 8.27$ nm	69	$1.23 \times 10^4$	0.30	0.22	1.4	68	$4.65 \times 10^6$	0.47	0.13
	$L_{ch} = 9.9$ nm	69	$1.25 \times 10^4$	0.35	0.26	1.0	69	$4.41 \times 10^6$	0.61	0.16
Planar Barristor ( $V_{DS} = 0.4$ V)	DG	68.5	$9.8 \times 10^3$	0.14	0.055	3	72.5	$3.5 \times 10^5$	1.2	0.017
	SG ( $t_{oxB} = 0.5$ nm)	73	$4.4 \times 10^3$	0.16	0.028	2.8	79	$1.5 \times 10^5$	1.8	0.011
	SG ( $t_{oxB} = 5$ nm)	79	$3.7 \times 10^3$	0.2	0.029	2.3	85	$7.4 \times 10^4$	4.4	0.013

\*For channel length of 3.3 nm  $I_{off}$  is not defined for LP case because of the high degradation of the OFF current due to the intra-band tunneling effect (see main text for further information).

the inset. As expected,  $\tau$  increases and PDP decreases as the oxide thickness is increased.

The second transistor concept we investigate is the planar barristor, shown in Fig. 1b). We consider a double gate (DG) planar device with top and bottom silicon (or equivalent) oxide thickness  $t_{ox} = 0.5$  nm and a single gate configuration (SG) with bottom oxide thicknesses of  $t_{oxB} = 0.5$  nm and  $t_{oxB} = 5$  nm.




FIG. 4. Transfer characteristics in a) linear and b) logarithmic scale of the DG planar barristor, and of the SG planar barristors with  $t_{oxB} = 0.5$  nm and  $t_{oxB} = 5$  nm for  $V_{DS} = 0.4$  V. The devices are illustrated in Fig. 1b).

In Fig. 4, we show the transfer characteristics for planar barristor with  $V_{DS} = 0.4$  V. SS is reasonably good ( $SS < 79$  mV/dec), and the  $I_{on}/I_{off}$  is close to  $10^4$  for the high performance case only when the structure is double gated. The same figures of merit computed for the LH-FET, have been calculated for the planar barristor and reported in Table I. The barristor and LH-FET do not differ much in terms of electrostatic control of the channel/semiconductor region, and therefore both PDP and  $\tau$  show similar values for both devices when a double gate geometry is considered. The single-gated barristor shows, however, slightly worse figures of merit, for both HP and

LP applications, as compared to the double-gated device, due to the smaller gate-to-channel capacitance.

Finally, in Fig. 5 we compare  $\tau$  vs. PDP of the  $\text{MoS}_2$  FETs studied in this work with predictions from ITRS 2015 [22] for HP and LP CMOS technology and with simulations for the optimized graphene-based barristor studied in Ref. [16]. The most desirable region of the plot in Fig. 5 is obviously the bottom left corner.




FIG. 5. PDP and  $\tau$  of the  $\text{MoS}_2$  FETs studied in this work (red circles) for the LH-FET and green diamonds for the planar barristor) compared with the requirements of the ITRS 2015 [22] until the end of the roadmap (yellow squares) and the graphene barristors studied in Ref [23] (blue triangles). Filled symbols correspond to figures of merit related to the HP process while empty symbols to the LP process. We have assumed for the graphene barristor a width of  $1 \mu\text{m}$ . In the case of the graphene barristor of Ref [16] results for GaAs and Si substrates are shown, for different values of the doping (the concentration is indicated for each device).

From the comparison, it appears that the LH-FET and the planar barristor have competitive expected performance with respect to CMOS technology, both for HP and LP applications. The graphene vertical barristor

misses the required values for the  $\tau$  and PDP figures of merit by several orders of magnitude. As some of us have already discussed [23], the main problem is that in the vertical barristor the source (the graphene sheet) is between the control gate and the barrier to be modulated, and therefore adds a high parasitic capacitance to the gate, degrading the electrostatics and hence device performance. In the case of the planar barristor, instead, the source is in the plane of the barrier, whereas the control gate is off plane, and therefore the parasitic capacitance is negligible. The proposed results provide an upper limit for the performance of transistors based on heterostructures of MoS<sub>2</sub>. The actual device performance can be degraded by both intrinsic unavoidable causes, such as phonon scattering, and by technology-dependent factors, such as contact resistance, heterointerface roughness, and other defects. As of now, the latter factors represent the main performance limitation, even if MoS<sub>2</sub> fabrication technology is improving at an impressive pace [11, 12, 24], whereas phonon scattering has a limited impact in the case of 5-nm channel length.

#### IV. CONCLUSION

In this work we have presented two different transistor concepts based on planar heterostructures of 1T-MoS<sub>2</sub> and 2H-MoS<sub>2</sub>, that exploit the possibility of defining with a top-down technique patterns of metallic 1T-MoS<sub>2</sub> in a monolayer of semiconducting 2H-MoS<sub>2</sub>. We have shown with multiscale simulations that the lateral heterostructures FET and the planar barristor exhibit promising performance with respect to the evolution of CMOS technology predicted by the 2015 edition of the ITRS, both for high performance and for low power applications.

Clearly, our multiscale simulations consider defectless devices with ideal contacts and fully ballistic transport. Therefore, ours is a *via negativa* approach: it can only rule out device concepts as good candidates for digital logic if their (ideal) performance is not sufficiently good. In our case, it signals that the proposed transistor concepts are extremely promising. Further investigation is required to verify the impact of defects and non-idealities on performance.

#### ACKNOWLEDGMENTS

Authors gratefully acknowledge the support from the EC 7FP through the GRADE project (agreement number 317839) and the Graphene Flagship (agreement number 696656). Computational resources at nanohub.org are gratefully acknowledged.

#### Appendix: Computational Methods

DFT simulations have been performed with the Quantum Espresso package [20]. For both materials, MoS<sub>2</sub>-2H and MoS<sub>2</sub>-1T, we have considered 8x12x1 Monkhorst-Pack grid which has been evaluated to be sufficiently accurate for the subsequent calculations. We have used ultrasoft pseudopotentials with PBE exchange correlation functional. A 60 Ry wave function cutoff, a 600 Ry charge density cutoff and a vacuum layer of 20 Å have been considered. The calculation of the MLWF has been performed with Wannier90 [21] using the same grid of the DFT calculations. In Figs. 6a) and 6c), we show the bands for MoS<sub>2</sub>-2H and MoS<sub>2</sub>-1T, considering a varying number of Wannier centers (i.e., bands): 6, 10 and 22. It is evident that 6 bands provide the same results as the 22 bands case (but with a smaller computational cost) if we consider an energy range close to the Fermi level, i.e., the energy range taking part in transport. We also report in Figs. 6b) and 6d) the density of states projected on the different number of Wannier centers. As expected the density of states of 6, 10 and 22 bands provides the very same results close to the Fermi level.




FIG. 6. Bands computed through MLWF for different numbers of Wannier centers (i.e. number of considered bands) and the corresponding density of states (DOS) for a) and b) MoS<sub>2</sub>-2H, and c) and d) MoS<sub>2</sub>-1T.



To validate the multi-scale approach, we have compared the computed transmission coefficient considering a small number of bands with that obtained from ab-initio calculations (by means of the PWCOND suite of Quantum Espresso [20]). We have considered a LH-FET with 3.3 nm MoS<sub>2</sub>-2H channel, as studied in the manuscript. The total size of the system is 7.2 nm, the 1T parts are 1.9 nm and 1.3 nm, the 2H channel is 3.3 nm, while the remaining length corresponds to the interface between the two phases (see Ref. [14]). The three MLWF Hamiltonians fit well the PWCOND result, validating the use of the 6-band Hamiltonian (see Fig. 7).




FIG. 7. Transmission coefficient of the LH-FET device in linear a) and semilogarithmic b) scale, considering a flat potential equal to zero. Comparison between PWCOND results and Wannier Hamiltonian for different number of bands using the Wannier Hamiltonian of 2H-MoS<sub>2</sub> as coupling between metallic and semiconducting phases.

In order to build the interface Hamiltonian between the two materials one has to pay attention to the off-diagonal

elements connecting the two different materials. The heterostructure Hamiltonian for the MoS<sub>2</sub>-1T/MoS<sub>2</sub>-2H interface has been determined as follows. In Fig. 8 we report a schematic representation of the Wannier Hamiltonian along the transport direction. In particular, each submatrix in Fig. 8, whose dimension is  $N_{wan} \times N_{wan}$  (where  $N_{wan}$  is the number of Wannier centres), is connected to the other submatrices along the same row (the number of submatrices along the same row is constrained by the Monkhorst-Pack grid used). Then, one has to choose how to deal with those elements which connect one material to the other (indicated in Fig. 8 as off diagonal elements with red color). These elements belong to a row where the first element is of the first material (MoS<sub>2</sub>-1T) and to a column of the second material (MoS<sub>2</sub>-2H). We decide that these elements to be the ones of the MoS<sub>2</sub>-2H because of two reasons: firstly, the results of the transmission coefficient reported in Fig. 7 are in agreement with the PWCOND results, and secondly, among the other possible choices, the simulations give a better and faster convergence.




FIG. 8. Schematic representation of the construction of the MoS<sub>2</sub>-1T/MoS<sub>2</sub>-2H interface. The off-diagonal elements, which are colored in red, have been chosen to be equal to the MoS<sub>2</sub>-2H elements.

- 
- [1] F. Capasso, Band-gap engineering: from physics and materials to new semiconductor devices, *Science* **235**, 172 (1987).
  - [2] E. Yablonovitch and E. O. Kane, Band structure engineering of semiconductor lasers for optical communications, *J. Light. Technol.* **6**, 1292 (1987).
  - [3] K. S. Novoselov and A. H. C. Neto, Two-dimensional crystals-based heterostructures: materials with tailored properties, *Phys. Scr.* **T146**, 014006 (2012).
  - [4] A. K. Geim and I. V. Grigorieva, Van der Waals heterostructures, *Nature* **499**, 419 (2013).
  - [5] L. Ci, L. Song, C. Jin, D. Jariwala, D. Wu, Y. Li, and P. M. Ajayan, Atomic layers of hybridized boron nitride and graphene domains, *Nature Materials* **9(5)**, 430 (2010).
  - [6] M. P. Levendorf, C.-J. Kim, L. Brown, P. Y. Huang, R. W. Havener, D. A. Muller, and J. Park, Graphene and boron nitride lateral heterostructures for atomically thin circuitry, *Nature* **488**, 627 (2012).
  - [7] B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, and A. Kis, Single-layer MoS<sub>2</sub> transistors, *Nature Nanotech.* **6**, 147 (2011).
  - [8] H. Wang, L. Yu, Y. Lee, Y. Shi, A. Hsu, M. Chin, L. Li, M. Dubey, J. Kong, and T. Palacios, Integrated Circuits based on bilayer MoS<sub>2</sub> transistors, *Nano Lett.* **12**, 4674 (2012).
  - [9] C.-H. Lee, G.-H. Lee, A.M. van der Zande, W. Chen, Y. Li, M. Han, X. Cui, G. Arefe, C. Nuckolls, T. F. Heinz, J. Guo, J. Hone, and P. Kim, Atomically thin p-n junctions with van der Waals heterointerfaces, *Nat. Nanotechnol.* **9**, 676 (2014).
  - [10] G. Eda, T. Fujita, H. Yamaguchi, D. Voiry, M. Chen, and M. Chhowalla, Coherent Atomic and Electronic Het-

- erostructures of Single-Layer MoS<sub>2</sub>, ACS Nano **6** (8), 7311 (2012).
- [11] R. Koppera, D. Voiry, S. E. Yalcin, B. Branch, G. Gupta, A. D. Mohite, and M. Chhowalla, Phase-engineered low-resistance contacts for ultrathin MoS<sub>2</sub> transistors, Nature Materials **13**, 1128 (2014).
- [12] R. Koppera, D. Voiry, S. E. Yalcin, W. Jen, M. Acerce, S. Torrel, B. Branch, S. Lei, W. Chen, S. Najmaei, J. Lou, P. M. Ajayan, G. Gupta, A. D. Mohite, and M. Chhowalla, Metallic 1T phase source/drain electrodes for field effect transistors from chemical vapor deposited MoS<sub>2</sub>, APL Materials **2**, 092516 (2014).
- [13] Y.-C. Y. Lin, D. O. Dumcenco, Y.-S. Huang, and K. Suenaga, Atomic mechanism of the semiconducting-to-metallic phase transition in single-layered MoS<sub>2</sub>, Nat. Nanotechnol. **9**, 391 (2014).
- [14] Y. Katagiri, T. Nakamura, A. Ishii, C. Ohata, M. Hasegawa, S. Katsumoto, T. Cusati, A. Fortunelli, G. Iannaccone, G. Fiori, S. Roche, and J. Haruyama, Gate-Tunable Atomically Thin Lateral MoS<sub>2</sub> Schottky Junction Patterned by Electron Beam, Nano Lett. **16**, 3788 (2016).
- [15] G. Iannaccone and G. Fiori, Field-effect transistor with two-dimensional channel realized with lateral heterostructures based on hybridized graphene, Patent number US 2014/0319467 A1 (2014).
- [16] G. Fiori, A. Betti, S. Bruzzone, and G. Iannaccone, Lateral Graphene-hBCN Heterostructures as a Platform for Fully Two-Dimensional Transistors, ACS Nano **6**, 2642 (2012).
- [17] H. Yang, J. Heo, S. Park, H. J. Song, D. H. Seo, K.-E. Byun, P. Kim, I. Yoo, H.-J. Chung, and K. Kim, Graphene Barristor, a Triode Device with a Gate-Controlled Schottky Barrier, Science **336**, 1140 (2012).
- [18] S. Bruzzone, G. Iannaccone, N. Marzari, and G. Fiori, An Open-Source Multiscale Framework for the Simulation of Nanoscale Devices, IEEE Trans. Electron Devices **61**, 48 (2014).
- [19] NanoTCAD ViDES code and documentation, available at <http://vides.nanotcad.com>.
- [20] P. Giannozzi, S. Baroni, N. Bonini, M. Calandra, R. Car, C. Cavazzoni, D. Ceresoli, G. L. Chiarotti, M. Cococcioni, I. Dabo, and *et al.*, QUANTUM ESPRESSO: a modular and open source software project for quantum simulations of materials, J. Phys.: Condens. Matter **21**, 395502 (2009).
- [21] A. A. Mostofi, J. R. Yates, G. Pizzi, Y. S. Lee, I. Souza, D. Vanderbilt, and N. Marzari, An updated version of wannier90: A tool for obtaining maximally-localised Wannier functions, Comput. Phys. Commun. **185**, 2309 (2014).
- [22] International Technology Roadmap for Semiconductors 2.0, 2015 edition, available at <http://www.itrs2.net>. We have recalculated  $\tau$  and PDP from the total gate capacitance ( $C_{\text{gate,total}}$ ), the power supply voltage ( $V_{\text{dd}}$ ) and the  $I_{\text{on}}$  current for the HP and LP case, since the quantities in the original table were computed for a fan out of 3.
- [23] D. Logoteta, G. Fiori, and G. Iannaccone, Graphene-based lateral heterostructure transistors exhibit better intrinsic performance than graphene-based vertical transistors as post-CMOS devices, Scientific Reports **4**, 1 (2014).
- [24] A. Nourbakhsh, A. Zubair, R. N. Sajjad, A. Tavakkoli K. G., W. Chen, S. Fang, X. Ling, J. Kong, M. S. Dresselhaus, E. Kaxiras, K. K. Berggren, D. Antoniadis, and T. Palacios, MoS<sub>2</sub> Field-Effect Transistor with Sub-10 nm Channel Length, Nano Lett. **16** (12), 7798 (2016).