The increasing complexity, in terms of both physical dimension and performance demand, of current Systems on Chip (SoCs) led to the development of new suitable interconnect architecture, leveraging on computer network technology, called Network on Chip (NoC). This paper describes two architectures of advanced physical link for NoC, the former based on mesochronous technology, the latter based on asynchronous.
Skew Insensitive Physical Links for Network on Chip
FANUCCI, LUCA;
2006-01-01
Abstract
The increasing complexity, in terms of both physical dimension and performance demand, of current Systems on Chip (SoCs) led to the development of new suitable interconnect architecture, leveraging on computer network technology, called Network on Chip (NoC). This paper describes two architectures of advanced physical link for NoC, the former based on mesochronous technology, the latter based on asynchronous.File in questo prodotto:
Non ci sono file associati a questo prodotto.
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
