A Minimum-Latency Block-Serial Architecture of a Decoder for IEEE 802.11n LDPC Codes