LOGIC MINIMIZATION AND TESTABILITY OF 2SPP-P-CIRCUITS