A Micro-Architectural Power-Saving Technique for D-NUCA caches