Application of a Genetic Algorithm for Testing SEUs in SRAM-FPGA Systems