Formal approaches to SEUs testing in FPGAs