With reference to the new H.264/AVC video codec standard, this paper presents novel algorithmic and architectural solutions for the implementation of context-aware coprocessors in real-time, low-power embedded systems. The focus is on the motion estimation task which is the traditional bottleneck of video coding systems in terms of computational and memory costs. When implementing the proposed VLSI architecture in CMOS technology the same performance of the conventional Full-Search approach is achieved for a wide range of bit-rates, while remarkably reducing computational burden and power consumption.
Algorithmic/Architectural Design for H.264/MPEG-4 AVC Low-Power Video CODEC
FANUCCI, LUCA;SAPONARA, SERGIO
2005-01-01
Abstract
With reference to the new H.264/AVC video codec standard, this paper presents novel algorithmic and architectural solutions for the implementation of context-aware coprocessors in real-time, low-power embedded systems. The focus is on the motion estimation task which is the traditional bottleneck of video coding systems in terms of computational and memory costs. When implementing the proposed VLSI architecture in CMOS technology the same performance of the conventional Full-Search approach is achieved for a wide range of bit-rates, while remarkably reducing computational burden and power consumption.File in questo prodotto:
Non ci sono file associati a questo prodotto.
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
