Experimental Results of Vectorized Posit-Based DNNs on a Real ARM SVE High Performance Computing Machine

With the pervasiveness of deep neural networks in scenarios that bring real-time requirements, there is the increasing need for optimized arithmetic on high performance architectures. In this paper we adopt two key visions: i) extensive use of vectorization to accelerate computation of deep neural network kernels; ii) adoption of the posit compressed arithmetic in order to reduce the memory transfers between the vector registers and the rest of the memory architecture. Finally, we present our first results on a real hardware implementation of the ARM Scalable Vector Extension.

Titolo: Experimental Results of Vectorized Posit-Based DNNs on a Real ARM SVE High Performance Computing Machine
Autori: Cococcioni, M.; Rossi, F.; Ruffaldi, E.; Saponara, S.
Autori interni: 
COCOCCIONI, MARCO (Co-primo)
ROSSI, FEDERICO (Co-primo)
RUFFALDI, EMANUELE (Co-primo)
SAPONARA, SERGIO (Co-primo)
Anno del prodotto: 2022
Abstract: With the pervasiveness of deep neural networks in scenarios that bring real-time requirements, there is the increasing need for optimized arithmetic on high performance architectures. In this paper we adopt two key visions: i) extensive use of vectorization to accelerate computation of deep neural network kernels; ii) adoption of the posit compressed arithmetic in order to reduce the memory transfers between the vector registers and the rest of the memory architecture. Finally, we present our first results on a real hardware implementation of the ARM Scalable Vector Extension.
Digital Object Identifier (DOI): 10.1007/978-3-030-95498-7_9
Appare nelle tipologie:2.1 Contributo in volume (Capitolo o Saggio)

File in questo prodotto:
Non ci sono file associati a questo prodotto.
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
 
 
 
Powered by IRIS-about IRIS-Utilizzo dei cookie
Logo CINECA  Copyright © 2022