A reduction of the non-linearity of a CMOS all-digital shunt-capacitor delay-locked delay-line (DLL) is achieved by performing a statistical test on the line and correcting the individual cell delay mismatch according to the test results. A fully digital cell controller efficiently realizing the technique is described. Simulation results show the feasibility of the technique and the significant reduction of the non-linearity obtained with only four additional shunt capacitor couples per cell.
Non-linearity reduction technique for delay-locked delay-lines
FANUCCI, LUCA;RONCELLA, ROBERTO;SALETTI, ROBERTO
2001-01-01
Abstract
A reduction of the non-linearity of a CMOS all-digital shunt-capacitor delay-locked delay-line (DLL) is achieved by performing a statistical test on the line and correcting the individual cell delay mismatch according to the test results. A fully digital cell controller efficiently realizing the technique is described. Simulation results show the feasibility of the technique and the significant reduction of the non-linearity obtained with only four additional shunt capacitor couples per cell.File in questo prodotto:
Non ci sono file associati a questo prodotto.
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
