The paper presents an automated environment for the generation of high performance Fast Fourier Transform (FFT/IFFT) macrocells. It is based on circuit-level VHDL and system-level C++ models of a parametric cascade architecture supporting different types of arithmetic. Moreover it is able to generate various test signals and to carry out a rapid processor accuracy analysis changing both architecture parameters and type of arithmetic. After high-level analysis a VHDL database is generated ready for logic synthesis and gate-level design and test. As case studies, the generation of FFT/IFFT cells for multi carrier wireless (UWB) and wireline (xDSL) communication is presented.

Automated Design of FFT/IFFT Processors for Advanced Telecom Applications

SAPONARA, SERGIO;FANUCCI, LUCA;TERRENI, PIERANGELO
2005

Abstract

The paper presents an automated environment for the generation of high performance Fast Fourier Transform (FFT/IFFT) macrocells. It is based on circuit-level VHDL and system-level C++ models of a parametric cascade architecture supporting different types of arithmetic. Moreover it is able to generate various test signals and to carry out a rapid processor accuracy analysis changing both architecture parameters and type of arithmetic. After high-level analysis a VHDL database is generated ready for logic synthesis and gate-level design and test. As case studies, the generation of FFT/IFFT cells for multi carrier wireless (UWB) and wireline (xDSL) communication is presented.
9780780390294
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: http://hdl.handle.net/11568/186840
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 2
  • ???jsp.display-item.citation.isi??? 2
social impact