CINECA IRIS Institutional Research Information System
IRIS è la soluzione IT che facilita la raccolta e la gestione dei dati relativi alle attività e ai prodotti della ricerca. Fornisce a ricercatori, amministratori e valutatori gli strumenti per monitorare i risultati della ricerca, aumentarne la visibilità e allocare in modo efficace le risorse disponibili.
EnglishModern communication terminals for wireless communications are based on an all-digital architecture wherein the incoming signal undergoes analog-to-digital conversion (ADC) at intermediate frequency (IF) followed by full-digital frequency down-conversion. Moreover, baseband digital signal processing is typically carried out at 2 samples per symbol so that the high-rate digital stream at the ADC output must be decimated down to twice the symbol rate. This paper describes the architecture of a modem for satellite communications featuring a decimating front-end. Particular emphasis is devoted to the adoption of parallel-processing solutions to overcome the inherent speed limitation of a conventional serial architecture, dictated by the technology of the digital devices. We devise herein a decimator architecture yielding a parallelization by a factor of two while bearing the same implementation complexity as the conventional schemes. Analysis and simulation of the parallelized receiver architecture with multi-level turbo-coded signal exhibit a negligible loss due to the digital front end with respect to “ideal” down-conversion and decimation.
| Titolo: | Multi-Rate Modem Front-End for High Speed Satellite Data Transmission | |
| Autori interni: | ||
| Anno del prodotto: | 2004 | |
| Abstract: | Modern communication terminals for wireless communications are based on an all-digital architecture wherein the incoming signal undergoes analog-to-digital conversion (ADC) at intermediate frequency (IF) followed by full-digital frequency down-conversion. Moreover, baseband digital signal processing is typically carried out at 2 samples per symbol so that the high-rate digital stream at the ADC output must be decimated down to twice the symbol rate. This paper describes the architecture of a modem for satellite communications featuring a decimating front-end. Particular emphasis is devoted to the adoption of parallel-processing solutions to overcome the inherent speed limitation of a conventional serial architecture, dictated by the technology of the digital devices. We devise herein a decimator architecture yielding a parallelization by a factor of two while bearing the same implementation complexity as the conventional schemes. Analysis and simulation of the parallelized receiver architecture with multi-level turbo-coded signal exhibit a negligible loss due to the digital front end with respect to “ideal” down-conversion and decimation. | |
| Handle: | http://hdl.handle.net/11568/188794 | |
| Appare nelle tipologie: | 4.1 Contributo in Atti di convegno |
File in questo prodotto:
Copyright © 2021