An all-digital phase-locked loop suitable for clock recovery with DCO based on shunt capacitor delay cells