A compact, low power interface for capacitive sensors, is described. The output signal is a pulse width modulated (PWM) signal, where the pulse duration is linearly proportional to the sensor differential capacitance. The original conversion approach consists in stimulating the sensor capacitor with a triangular-like voltage waveform in order to obtain a square-like current waveform, which is subsequently demodulated and integrated over a clock period. The charge obtained in this way is then converted into the output pulse duration by an approach that includes an intrinsic tunable low pass function. The main non idealities are thoroughly investigated in order to provide useful design indications and evaluate the actual potentialities of the proposed circuit. The theoretical predictions are compared with experimental results obtained with a prototype, designed and fabricated using 0.32 mu M CMOS devices from the BCD6s process of STMicroelectroncs. The prototype occupies a total area of 1025 x 515 mm(2) and is marked by a power consuption of 84 mu W. The input capacitance range is 0-256 fF, with a resolution of 0.8 fF and a temperature sensitivity of 300 ppm/degrees C.

A Low-Power Interface for Capacitive Sensors With PWM Output and Intrinsic Low Pass Characteristic

BUTTI, FEDERICO;BRUSCHI, PAOLO
2013

Abstract

A compact, low power interface for capacitive sensors, is described. The output signal is a pulse width modulated (PWM) signal, where the pulse duration is linearly proportional to the sensor differential capacitance. The original conversion approach consists in stimulating the sensor capacitor with a triangular-like voltage waveform in order to obtain a square-like current waveform, which is subsequently demodulated and integrated over a clock period. The charge obtained in this way is then converted into the output pulse duration by an approach that includes an intrinsic tunable low pass function. The main non idealities are thoroughly investigated in order to provide useful design indications and evaluate the actual potentialities of the proposed circuit. The theoretical predictions are compared with experimental results obtained with a prototype, designed and fabricated using 0.32 mu M CMOS devices from the BCD6s process of STMicroelectroncs. The prototype occupies a total area of 1025 x 515 mm(2) and is marked by a power consuption of 84 mu W. The input capacitance range is 0-256 fF, with a resolution of 0.8 fF and a temperature sensitivity of 300 ppm/degrees C.
Nizza, N.; Dei, M.; Butti, Federico; Bruschi, Paolo
File in questo prodotto:
File Dimensione Formato  
57_TCAS_cap_pwm.pdf

non disponibili

Tipologia: Versione finale editoriale
Licenza: Importato da Ugov Ricerca - Accesso privato/ristretto
Dimensione 2.49 MB
Formato Adobe PDF
2.49 MB Adobe PDF   Visualizza/Apri   Richiedi una copia
p_bruschi_hardcopy.pdf

accesso aperto

Tipologia: Documento in Post-print
Licenza: Tutti i diritti riservati (All rights reserved)
Dimensione 599.09 kB
Formato Adobe PDF
599.09 kB Adobe PDF Visualizza/Apri

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: http://hdl.handle.net/11568/214347
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 47
  • ???jsp.display-item.citation.isi??? 41
social impact