A fundamental problem in the design and development of embedded control systems is the verification of safety requirements. Formal methods, offering a mathematical way to specify and analyze the behavior of a system, together with the related support tools can successfully be applied in the formal proof that a system is safe. However, the complexity of real systems is such that automated tools often fail to formally validate such systems. This paper outlines an experience on formal specification and verification carried out in a pilot project aiming at the validation of a railway computer based interlocking system. Both the specification and the verification phases were carried out in the JACK (Just Another Concurrency Kit) integrated environment. The formal specification of the system was done by means of process algebra terms. The formal verification of the safety requirements was done first by giving a logical specification of such safety requirements, and then by means of model checking algorithms. Abstraction techniques were defined to make the problem of safety requirements validation tractable by the JACK environment.
|Autori interni:||BERNARDESCHI, CINZIA|
|Autori:||BERNARDESCHI C; FANTECHI A; GNESI S; LAROSA S; MONGARDI G; ROMANO D|
|Titolo:||A Formal Verification Environment for Railway Signalling System Design|
|Anno del prodotto:||1998|
|Digital Object Identifier (DOI):||10.1023/A:1008645826258|
|Appare nelle tipologie:||1.1 Articolo in rivista|