Gate recognition and netlist reduction for switch-level simulation of dynamic bit-level systolic arrays