CINECA IRIS Institutional Research Information System

Sfoglia per Autore  

Opzioni
Mostra risultati da 21 a 40 di 241
Titolo Data di pubblicazione Autore(i) File
Implementation of a Signal Interpolator Chip for High-Speed All-Digital Data Modems 1-gen-1994 Luise, Marco; Roncella, Roberto
A 500 ps Time-to-Digital Converter (TDC) Integrated Circuit for Nuclear Physics Experiments, as a Result of University-Enterprises cooperation 1-gen-1995 Roncella, Roberto; Saletti, Roberto; Terreni, Pierangelo; Bigongiari, A.; Lippi, M.
VLSI Implementation of a Signal Interpolator Chip for High-Speed All-Digital Modems 1-gen-1995 Luise, Marco; Roncella, Roberto
MHITIC: 8-channels, 1-ns, multi-hit time-to-digital converter CMOS integrated circuit 1-gen-1996 Andreani, P.; Bigongiari, A.; Bigongiari, F.; Lippi, F.; Roncella, Roberto; Saletti, Roberto; Terreni, Pierangelo
New Ignition Systems for High-Performance S.I. Engines 1-gen-1996 Gentili, Roberto; Marini, A.; Roncella, Roberto; Terreni, Pierangelo
Delay-insensitive asynchronous circuits with CMOS ternary logic for low-power applications 1-gen-1996 Mariani, R.; Roncella, Roberto; Saletti, Roberto; Terreni, Pierangelo
Italian National Research Council Network for VLSI Circuit Remote Design 1-gen-1996 Fanucci, Luca; Roncella, Roberto; Saletti, Roberto; Terreni, Pierangelo
Breakdown Ignition System for S.I. Engines: Evolution, Characterisation and Diagnostic 1-gen-1996 Gentili, Roberto; Marini, A; Roncella, Roberto; Terreni, Pierangelo
VLSI design of a parallel architecture 2-D rank order filter 1-gen-1996 Roncella, Roberto; Saletti, Roberto; Savoia, G.
Single-chip 1,200 sinusoid real-time generator for additive synthesis of music signals 1-gen-1997 De Bernardinis, Fernando; Roncella, Roberto; Saletti, Roberto; Terreni, Pierangelo; Bertini, Graziano
On the realization of delay-insensitive asynchronous circuits with CMOS ternary logic 1-gen-1997 Mariani, R.; Roncella, Roberto; Saletti, Roberto; Terreni, Pierangelo
A 400 Mbit/s PWM serial transmitter based on a novel digital delay line 1-gen-1997 F., Bigongiari; L., Mazzoni; Roncella, Roberto; Saletti, Roberto
A single-chip 1,200 sinusoid real-time generator for additive synthesis of musical signals 1-gen-1997 De Bernardinis, F.; Roncella, Roberto; Saletti, Roberto; Terreni, Pierangelo; Bertini, G.
A digitally controlled shunt capacitor CMOS delay line 1-gen-1997 Andreani, P.; Bigongiari, F.; Roncella, Roberto; Saletti, Roberto; Terreni, Pierangelo
A useful application of CMOS ternary logic to the realization of asynchronous circuits 1-gen-1997 Mariani, R.; Roncella, Roberto; Saletti, Roberto; Terreni, Pierangelo
A Pyramid Vector Quantizer Chip for HDTV Applications 1-gen-1997 Bellifemine, F.; Picco, R.; Roncella, Roberto; Saletti, Roberto; Terreni, Pierangelo
A new VLSI implementation of Additive Synthesis 1-gen-1998 De Bernardinis, F.; Roncella, Roberto; Saletti, Roberto; Terreni, Pierangelo; Bertini, G.
Multihit multichannel time-to-digital converter with +/- 1% differential nonlinearity and near optimal time resolution 1-gen-1998 Andreani, P.; Bigongiari, F.; Roncella, Roberto; Saletti, Roberto; Terreni, Pierangelo; Bigongiari, A.; Lippi, M.
Air-Fuel Ratio Adaptive Control for Two-Stroke S.I. Engines with Direct Injection 1-gen-1999 Gentili, Roberto; Roncella, Roberto; Frigo, Stefano
Architetture dei Sistemi Integrati 1-gen-1999 Terreni, Pierangelo; Saletti, Roberto; Roncella, Roberto
Mostra risultati da 21 a 40 di 241
Legenda icone

  •  file ad accesso aperto
  •  file disponibili sulla rete interna
  •  file disponibili agli utenti autorizzati
  •  file disponibili solo agli amministratori
  •  file sotto embargo
  •  nessun file disponibile