Integrated logic circuits require transistors that have a sufficiently high mobility, but also a high current on/off ratio. In this respect, two-dimensional (2D) molybdenum disulfide (MoS 2 ) has been demonstrated as a suitable channel material for n-type field-effect transistors (FETs) with high performance. Single-layer graphene (SLG) has been shown to reduce contact resistance in such MoS 2 devices [2], [3]. Here, we experimentally demonstrate a scalable method for low resistivity contacts to MoS 2 using only chemical vapor deposited (CVD)-grown SLG, corroborated through simulations that explore the scalability potential of contact resistance optimization based on this approach.
MoS2/graphene Lateral Heterostructure Field Effect Transistors
Leonardo Lucchesi;Damiano Marian;Gianluca Fiori;Giuseppe Iannaccone;
2021-01-01
Abstract
Integrated logic circuits require transistors that have a sufficiently high mobility, but also a high current on/off ratio. In this respect, two-dimensional (2D) molybdenum disulfide (MoS 2 ) has been demonstrated as a suitable channel material for n-type field-effect transistors (FETs) with high performance. Single-layer graphene (SLG) has been shown to reduce contact resistance in such MoS 2 devices [2], [3]. Here, we experimentally demonstrate a scalable method for low resistivity contacts to MoS 2 using only chemical vapor deposited (CVD)-grown SLG, corroborated through simulations that explore the scalability potential of contact resistance optimization based on this approach.File | Dimensione | Formato | |
---|---|---|---|
MoS2_graphene_Lateral_Heterostructure_Field_Effect_Transistors.pdf
solo utenti autorizzati
Tipologia:
Versione finale editoriale
Licenza:
NON PUBBLICO - accesso privato/ristretto
Dimensione
3.38 MB
Formato
Adobe PDF
|
3.38 MB | Adobe PDF | Visualizza/Apri Richiedi una copia |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.