In this paper the VLSI design of a single chip programmable transversal filter for Delta-Modulated signals is presented. In particular, it is shown how the relatively complex function of such a filter is realized with sistolic structures of high regularity and with a high degree of parallelism. With reference to the CMOS technology, really used for the chip, a more detailed description of the main blocks is therefore given. Timing performances of the whole chip are analyzed: the lack of broadcasting allows the chip to work at a frequency near the limits of the used devices.

A Single Chip Adaptive Filter for Delta-Modulated Signals

TERRENI, PIERANGELO;RONCELLA, ROBERTO;SALETTI, ROBERTO
1987

Abstract

In this paper the VLSI design of a single chip programmable transversal filter for Delta-Modulated signals is presented. In particular, it is shown how the relatively complex function of such a filter is realized with sistolic structures of high regularity and with a high degree of parallelism. With reference to the CMOS technology, really used for the chip, a more detailed description of the main blocks is therefore given. Timing performances of the whole chip are analyzed: the lack of broadcasting allows the chip to work at a frequency near the limits of the used devices.
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11568/11442
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus ND
  • ???jsp.display-item.citation.isi??? ND
social impact