Effective VLSI processor architectures for HLL computers: the RISC approach