A circuit for a four-phase trapezoidal power clock generator for adiabatic logic circuits realised with a double-well 0.25 um CMOS technology and extemal inductors is proposed. The circuit, at a frequency of 7 MHz which is within the optimum frequency range for adiabatic circuits realised with 0.25 um CMOS technology, has a conversion efficiency higher than 80%, and is robust with respect to parameter variations.
Four-phase power clock generator for adiabatic logic circuits
IANNACCONE, GIUSEPPE;DI PASCOLI, STEFANO;
2002-01-01
Abstract
A circuit for a four-phase trapezoidal power clock generator for adiabatic logic circuits realised with a double-well 0.25 um CMOS technology and extemal inductors is proposed. The circuit, at a frequency of 7 MHz which is within the optimum frequency range for adiabatic circuits realised with 0.25 um CMOS technology, has a conversion efficiency higher than 80%, and is robust with respect to parameter variations.File in questo prodotto:
Non ci sono file associati a questo prodotto.
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
