A self-calibrating delay-locked delay line with shunt-capacitor circuit scheme