Implementation of nanoscale double-gate CMOS circuits using compact advanced transport models