A Digitally Controlled Shunt Capacitor CMOS Delay Line