statistiche ricercatore

Nome	#
Analysis and design of integrated blocks for a 6.25 ghz spacefibre pll	62
A 2 GHz Wide Tuning Range LC-Tank Digitally Controlled Oscillator in 28 nm CMOS Technology	39
Asymmetric 5.5 GHz Three-Stage Voltage-Controlled Ring-Oscillator in 65 nm CMOS Technology	36
null	26
A 10 Gb/s Line Driver in 65 nm CMOS Technology for Radiation-Pervaded and High-Temperature Applications	25
An Integrated Charge Pump for Phase-Locked Loop Applications in Harsh Environments	24
A Low-Area, Low-Power, Wide Tuning Range Digitally Controlled Oscillator for Power Management Systems in 28 nm CMOS technology	24
10 Gb/s Line Driver in 65 nm CMOS Technology for Radiation Environments	23
Wire Bonding: Limitations and Opportunities for High-Speed Serial Communications	19
Analysis and Simulation of a PLL Architecture Towards a Fully Integrated 65 nm Solution for the New Spacefibre Standard	18
null	17
Smart Kinetic Floor System for Energy Harvesting and Data Acquisition in High Foot-Traffic Areas	16
Design and Experimental Verification of a 6.25 GHz PLL for Harsh Temperature Conditions in 65 nm CMOS Technology	12
Totale	341

	Totale	Lug	Ago	Sett	Ott	Nov	Dic	Gen	Feb	Mar	Apr	Mag	Giu
2020/2021	10	0	0	0	0	0	4	1	0	2	0	0	3
2021/2022	18	0	0	0	0	2	7	6	0	0	1	1	1
2022/2023	22	1	0	1	0	3	1	0	3	5	0	8	0
2023/2024	102	2	1	19	14	3	13	10	6	0	2	14	18
2024/2025	189	6	18	20	31	45	50	19	0	0	0	0	0
Totale													341

CINECA IRIS Institutional Research Information System